An Embedded Autonomous Scan-Based Results Analyzer (EARA) for SoC Cores
نویسندگان
چکیده
Telephone: b 1 – 604 – 822 5333, c 1 – 604 – 822 6936 Abstract Relying solely upon external ATE resources for scan test in complex SoC designs is increasingly difficult. In this work, we develop the concept and implementation of an Embedded Autonomous Results Analyzer (EARA) to be used in our modified Dedicated Autonomous Scan-based Testing (DAST) methodology. DAST introduces hierarchy and separates the functionality of ATE resources into two distinctive classes: a) test data communication, and b) test data control and observation. Consequently, test data control/observation functions are transferred to embedded blocks. In this work, we extend DAST to include the sending of expected test results along with the test stimulus to enable on-chip comparison. We present implementation results of EARA when applied to a number of SoC benchmarks.
منابع مشابه
Dedicated Autonomous Scan-Based Testing (DAST) for Embedded Cores
The complexity of today’s chips is such that relying solely upon external ATE resources is insufficient for scan test. In this work, we develop the concept of dedicated autonomous scan-based testing (DAST) by proposing a scheme that introduces hierarchy and separates the functionality of ATE resources into two distinctive classes: a) test data communication, and b) test data control and observa...
متن کاملTest Design and Optimization for Multiple Core Systems- On-a-Chip using Genetic Algorithm
Core based design has become the de-facto design style for many VLSI design houses, as it facilitates design reuse, import of specialized expertise from external vendors and leads to a more streamlined design flow. Pre-designed cores and reusable modules are popularly used in the design of large and complex Systems-on-aChip (SOC). Embedded cores such as processors, custom application-specific i...
متن کاملWith the Growing Popularity of System-on- Embedded Software-based Self-test for Programmable Core-based Designs
a-chip (SoC) architectures, demands for short time to market and rich functionality have driven design houses to adopt a new core-based SoC design flow. A core-based SoC incorporates multiple complex, heterogeneous components on a single piece of silicon; these can include digital, analog, mixed-signal, RF, micromechanical, and other kinds of systems. This blurring of the boundaries between dif...
متن کاملTest data compression and decompression based on internal scan chains and golomb coding - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
We present a data compression method and decompression architecture for testing embedded cores in a system-on-a-chip (SOC). The proposed approach makes effective use of Golomb coding and the internal scan chain(s) of the core under test and provides significantly better results than a recent compression method that uses Golomb coding and a separate cyclical scan register (CSR). The major advant...
متن کاملDASTEP: A Design Automation System For System-on-Chip Test Platform
As semiconductor technology advances, systemon-chip (SOC) has become the most important design methodology for integrated circuits and systems. However, this methodology also induces many problems. One of the most critical problems is SOC testing. Previously an embedded-processor-based SOC test platform that has high efficiency and powerful test capability has been developed to address this pro...
متن کامل